Skip to content
e2eHiringFor employers
← Back to jobs

Intel CorporationEmployer profile

Power Integrity Engineer

Location not specified · 6–12 yrs

Experience
6–12 yrs
Salary
Not disclosed
Location
Location not specified
Work mode
Not specified
Job type
Full-time
Apply by
Closing date not listed
Posted
12 Apr 29

About this role

Job Description

  • This job opportunity in IPG will be part of IP engineering group which is responsible for design and development of industry leading SERDES IP’s.
  • Design and validate power delivery (PDN) solutions for SERDES, DDR IP’s and SoCs.
  • Performs metal grid extraction, CPM models generation using Redhawk or equivalent tool for system simulation, MIM optimization, and layout optimization.
  • Work with circuit design team for circuit blocks noise specifications and improvement.
  • Performs DC, AC and transient simulation to provide noise, impedance profile of the whole power delivery path and link/electrical simulations to validate I/O performance from platform to silicon.
  • Perform time domain analysis in HSPICE, ADS to find noise levels in I/O rails.
  • Provides guidance, solution space on implementation with the design team (IP, SOC, Package and board).
  • Interface with customers and in-house IP, SOC and platform teams to provide the power delivery solution to meet the Specification.


Qualifications

Minimum Qualifications:

  • Bachelor of Engineering or a Master degree of Science/Engineering in the field of Electronics/VLSI.
  • Must have minimum 6-12 years of hands on experience with IR drop/droop, in-rush-current/powerup analysis and Electromigration analysis, package power integrity and board level power integrity, HSPICE simulations.
  • Experience with on-die power delivery and packaging solutions for high speed IP’s and SoC products.


Preferred Qualifications

  • Experience with transmission line theory and electromagnetic field concepts.
  • Experience with Printed Circuit Boards (PCB) and Packaging Technology.
  • Experience with either of the following tools: High-speed design tools and 3D extraction tools (i.e, Ansoft Q3D, HFSS, ADS, POWERSI/DC).


Inside this Business Group

In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel’s products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore’s Law and groundbreaking innovations. DEG is Intel’s engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at https://jobs.intel.com/ and not fall prey to unscrupulous elements.

Working Model

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.

In certain circumstances the work model may change to accommodate business needs.

Skills

Engineering and Information Technology
Power Integrity EngineerNot disclosed